AR0330 datasheet(16/77 Pages) ONSEMI

16 / 77 page

AR0330_DS Rev. U Pub. 4/15 EN

©Semiconductor Components Industries, LLC,2015.

AR0330: 1/3-Inch CMOS Digital Image Sensor

Sensor Initialization

Notes:

1. External clock settling time is component-dependent, usually taking about 10 – 100 ms.

2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard

reset is held down by RC circuit, then the RC time must include the all power rail settle time and

Xtal settle time.

3. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered

before or at least at the same time as the others. If the case happens that VDD_PLL is powered after

other supplies then sensor may have functionality issues and will experience high current draw on

this supply.

4. VDD_MIPI is tied to VDD_PLL in the both the CLCC and CSP packages and must be powered to 2.8 V.

The VDD_HiSPi and VDD_HiSPi_TX supplies do not need to be turned on if the sensor is configured

to use the MIPI or parallel interface.

Table 7:

Power-Up Sequence

Definition

Symbol

Min

Typ

Max

Unit

VDD_PLL, VDD_MIPI to VAA/VAA_PIX3

100

–

s

VAA/VAA_PIX to VDD

100

–

s

VDD to VDD_IO

100

–

s

External clock settling time

–

301

–ms

Hard Reset

––

Internal Initialization

150000

–

EXTCLKs

Internal Initialization

150000

–

EXTCLKs

PLL Lock Time

–

AR0330 Fiches technique(PDF) 16 Page - ON Semiconductor

AR0330 Fiches technique(HTML) 16 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Fiches technique Télécharger

Lien URL