Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

WM8960 Fiches technique(PDF) 62 Page - Wolfson Microelectronics plc

No de pièce WM8960
Description  Stereo CODEC with 1W Stereo Class D Speaker Drivers and Headphone Drivers for Portable Audio Applications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  WOLFSON [Wolfson Microelectronics plc]
Site Internet  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8960 Fiches technique(HTML) 62 Page - Wolfson Microelectronics plc

Back Button WM8960 Datasheet HTML 58Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 59Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 60Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 61Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 62Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 63Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 64Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 65Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 66Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 92 page
background image
WM8960
Production Data
w
PD, August 2013, Rev 4.2
62
Device running in master mode with 24-bit data
MCLK input at 12.288MHz
ADC and DAC running at fs=48kHz
BCLK running at 64fs
Device running in slave mode with 24-bit data
MCLK input at 12.288MHz
ADC and DAC running at fs=48kHz
BCLK supplied from host at 64fs in this example
Device running in master mode with 24-bit data
MCLK input at 11.2896MHz
ADC running at fs=8.018kHz
DAC running at fs=44.1kHz
BCLK running at 64fs (relative to DAC sample rate, as
DAC is operating at a higher sample rate than ADC)
Device running in slave mode with 24-bit data
MCLK input at 11.2896MHz
ADC running at fs=8.018kHz
DAC running at fs=44.1kHz
BCLK supplied from host at 64fs in this example (relative
to DAC sample rate, as DAC is operating at a higher
sample rate than ADC)
Device running in master mode with 24-bit data
MCLK input at 12MHz
PLL Enabled and configured for SYSCLK=11.2896MHz
ADC running at fs=8.018kHz
DAC running at fs=44.1kHz
BCLK running at 64fs (relative to DAC sample rate, as
DAC is operating at a higher sample rate than ADC)
Class D clocks running at 705.6kHz
Table 46 Example Clocking Schemes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com