| Moteur de recherche de fiches techniques de composants électroniques |
|
MPC8315CVRADDA Fiches technique(PDF) 40 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8315CVRADDA Fiches technique(HTML) 40 Page - Freescale Semiconductor, Inc |
|
40 / 106 page ![]() MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2 40 Freescale Semiconductor USB Figure 22 and Figure 23 provide the AC test load and signals for the USB, respectively. Figure 22. USB AC Test Load Figure 23. USB Signals 10.2 On-Chip USB PHY This section provides the AC and DC electrical specifications for the USB PHY interface of the MPC8315E. For details refer to Tables 7-7 through 7-10, and Table 7-14 in the USB 2.0 Specifications document, and the pull-up/down resistors ECN updates, all available at www.usb.org. This table provides the USB clock input (USB_CLK_IN) DC timing specifications. USB clock to output valid—all outputs tUSKHOV —9 ns 1 Output hold from USB clock—all outputs tUSKHOX 1— ns 1 Note: 1. The symbols used for timing specifications follow the pattern of t(First two letters of functional block)(signal)(state)(reference)(state) for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tUSIXKH symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, tUSKHOX symbolizes USB timing (US) for the us clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time. 2. All timings are in reference to USB clock. 3. All signals are measured from NVDD/2 of the rising edge of USB clock to 0.4 NVDD of the signal in question for 3.3-V signaling levels. 4. Input timings are measured at the pin. 5. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification. Table 40. USB General Timing Parameters (continued) Parameter Symbol 1 Min Max Unit Note Output Z0 = 50 NVDD/2 RL = 50 Output Signals tUSKHOV USBDR_CLK Input Signals tUSIXKH tUSIVKH tUSKHOX |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |