CY2303_13 datasheet(5/14 Pages) CYPRESS

5 / 14 page

CY2303

Document Number: 38-07249 Rev. *F

Page 5 of 14

Switching Characteristics

Parameter

Name

Test Conditions

Min

Typ

Max

Unit

1/t1

Output frequency

18-pF load

–

133.33

MHz

12-pF load

–

166.67

MHz

Duty cycle [3] = t2 t1

Measured at VDD/2

Rise time [3]

Measured between 0.8 V and 2.0 V

–

1.20

Fall time [3]

Measured between 0.8 V and 2.0 V

–

1.20

Output to output skew on rising

edges [3]

All outputs equally loaded

Measured at VDD/2

–

200

Delay, REFIN rising edge to REF

rising edge [3]

Measured at VDD/2 from REFIN to

any output

–

200

Device to device skew [3]

Measured at VDD/2 on the REF pin

of the device (pin 1)

–

400

Period jitter [3]

Measured at FOUT < 133.33 MHz,

loaded outputs, 18-pF load

–

80

175

tLOCK

PLL lock time [3]

Stable power supply, valid clocks

presented on REFIN

–

1.0

Note

3. All parameters are specified with loaded outputs.

CY2303 Fiches technique(PDF) 5 Page - Cypress Semiconductor

CY2303 Fiches technique(HTML) 5 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Fiches technique Télécharger

Lien URL