ADRF6518ACPZ-R7 datasheet(20/36 Pages) AD

20 / 36 page

ADRF6518

Preliminary Technical Data

Rev. PrA | Page 20 of 36

The filter frequency, amplifier gains, filter bypass mode, and

offset correction loops can be programmed using the SPI

interface. Table 5 provides the bit map for the internal 15-bit

Table 4. Filter Mode and Power Mode Options

Filter

Bypass

Active

VGA, low power; filter

off

VGA, low power; filter low

power

VGA, high power; filter

off

VGA, low power; filter high

power

Table 5. Register Map

MSB

LSB

B15

B14

B13

B12

B11

B10

Filter frequency code and filter bypass mode

Power mode

VGA1

gain

VGA2

gain

VGA3

gain

Postamp

Offset

disable

Code = 1 dB corner in MHz

For example, 31 MHz = 011111 (MSB first)

Use 000000 for filter bypass mode

0: low power

1: high power

Use 1 for filter BW > 31 MHz, in filter

active mode

Use 1 for channel BW > 60 MHz, in filter

bypass mode

00: 15 dB

01: 12 dB

10: 9 dB

11: 9 dB

00: 21 dB

01: 18 dB

10: 15 dB

11: 12 dB

00: 21 dB

01: 18 dB

10: 15 dB

11: 12 dB

0: 3 dB

1: 9 dB

0: enable

1: disable

ADRF6518ACPZ-R7 Fiches technique(PDF) 20 Page - Analog Devices

ADRF6518ACPZ-R7 Fiches technique(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Fiches technique Télécharger

Lien URL