Preliminary Technical Data

ADRF6518

Rev. PrA | Page 5 of 36

TIMING DIAGRAMS

Figure 2. Write Mode Timing Diagram

Figure 3. Read Mode Timing Diagram

WRITE BIT

MSB - 2

B2

LSB

NOTES

1. THE FIRST DATA BIT DETERMINES WHETHER THE PART IS WRITING TO OR READING FROM THE INTERNAL 8-BIT REGISTER. FOR A WRITE

OPERATION, THE FIRST BIT SHOULD BE A LOGIC 1. THE 8-BIT WORD IS THEN WRITTEN TO THE DATA PIN ON CONSECUTIVE RISING

EDGES OF THE CLOCK.

CLK

LE

DATA

B3

B7

MSB

B4

B5

B6

DON’T CARE

DON’T CARE

READ BIT

DON’T CARE DON’T CARE DON’T CARE DON’T CARE

DON'T CARE

B2

LSB

CLK

LE

DATA

SDO

NOTES

1. THE FIRST DATA BIT DETERMINES WHETHER THE PART IS WRITING TO OR READING FROM THE INTERNAL 8-BIT REGISTER. FOR A READ

OPERATION, THE FIRST BIT SHOULD BE A LOGIC 0. THE 8-BIT WORD IS THEN REGISTERED AT THE SDO PIN ON CONSECUTIVE FALLING EDGES

OF THE CLOCK.

B3

B4

B5

B6

B7

MSB

DON’T CARE

DON’T CARE