SST49LF040 datasheet(22/48 Pages) SST

22 / 48 page

Advance Information

4 Mbit LPC Flash

SST49LF040

S71213-00-000

11/01 562

TABLE 17: INTERFACE MEASUREMENT CONDITION PARAMETERS

Symbol

Value

Units

VTH1

0.6 VDD

VTL1

0.2 VDD

VTEST

0.4 VDD

VMAX1

0.4 VDD

Input Signal Edge Rate

1 V/ns

T17.0 562

1. The input test environment is done with 0.1 VDD of overdrive over VIH and VIL. Timing parameters must be met with no more over-

drive than this. VMAX specified the maximum peak-to-peak waveform allowed for measuring input timing. Production testing may use

different voltage values, but must correlate results back to these parameters

TABLE 18: STANDARD LPC MEMORY CYCLE DEFINITION (LPC MODE)

Field

No. of Clocks

Description

START

“0000b” appears on LPC bus to indicate the start of cycle

CYCTYPE + DIR

Cycle Type: Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle. Bit 1

indicates the type of transfer “0” for Read, “1” for write. DIR: Indicates the direction of the

transfer. “0b” for Read, “1b” for Write. Bit 0 is reserved. “010Xb” indicates memory Read

cycle; while “011xb” indicates memory Write cycle.

TAR

The last component driving LAD[3:0] will drive it to “1111b” during the first clock, and tri-

state it during the second clock.

ADDR

Address Phase for Memory Cycle. LPC supports the 32-bit address protocol. The

addresses transfer most significant nibble first and least significant nibble last. (i.e.,

Address[31:28] on LAD[3:0] first, and Address[3:0] on LAD[3:0] last.)

Sync

Synchronize to host or peripheral by adding wait states. “0000b” means Ready, “0101b”

means Short Wait, “0110b” means Long Wait, “1001b” for DMA only, “1010b” means

error, other values are reserved. The SST49LF040 only supports “Ready” sync.

Data

Data Phase for Memory Cycle.

The data transfer least significant nibble first and most significant nibble last.

(i.e., DQ[3:0] on LAD[3:0] first, then DQ[7:4] on LAD[3:0] last.)

T18.1 562

SST49LF040 Fiches technique(PDF) 22 Page - Silicon Storage Technology, Inc

SST49LF040 Fiches technique(HTML) 22 Page - Silicon Storage Technology, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Fiches technique Télécharger

Lien URL