 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
AD9557/PCBZ Fiches technique(PDF) 47 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9557/PCBZ Fiches technique(HTML) 47 Page - Analog Devices |
|
|
47 / 92 page  Data Sheet AD9557 Rev. A | Page 47 of 92 CS SCLK SDIO tHIGH tLOW tCLK tS tDS tDH tC BIT N BIT N + 1 Figure 48. Serial Control Port Timing—Write Table 28. Serial Control Port Timing Parameter Description tDS Setup time between data and the rising edge of SCLK tDH Hold time between data and the rising edge of SCLK tCLK Period of the clock Setup time between the CS falling edge and the SCLK rising edge (start of the communication cycle) tS Setup time between the SCLK rising edge and CS rising edge (end of the communication cycle) tC tHIGH Minimum period that SCLK should be in a logic high state tLOW Minimum period that SCLK should be in a logic low state tDV SCLK to valid SDIO and SDO (see Figure 46) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
