MPC5645B datasheet(44/114 Pages) FREESCALE

44 / 114 page

MPC5646C Microcontroller Data Sheet, Rev. 3

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

NOTE

SRAM retention guaranteed to LVD levels.

VIN

SR Voltage on any GPIO pin with

respect to ground (VSS_HV)

—VSS_HV –0.1

—

Relative to

VDD_HV_A/HV_B

—VDD_HV_A/HV_B

+0.1

IINJPAD

SR Injected input current on any pin

during overload condition

—–5

IINJSUM

SR Absolute sum of all injected input

currents during overload condition

—

–50

TVDD

SR VDD_HV_A slope to ensure correct

power up8

——

0.5

V/µs

—

0.5

—

V/min

TA C-Grade Part SR Ambient temperature under bias

—

40

°C

TJ C-Grade Part SR Junction temperature under bias

—

40

110

TA V-Grade Part SR Ambient temperature under bias

—

40

105

TJ V-Grade Part SR Junction temperature under bias

—

40

130

TA M-Grade Part SR Ambient temperature under bias

—

40

125

TJ M-Grade Part SR Junction temperature under bias

—

40

150

1 100 nF EMI capacitance and 10 µF bulk capacitance needs to be provided between each V

DD_HV_A/HV_B/VSS_HV

pair.

2 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC electrical characteristics (startup time, IDD,

negative resistance, ESR and duty cycle) will not be guaranteed to stay within the stated limits when operating below

4.5 V and above 3.6 V. However, OSC functionality is guaranteed within the entire range (3.0 V–5.5 V).

3 100 nF EMI capacitance and 40 µF bulk capacitance needs to be provided between each V

DD_LV/VSS_LV supply

pair.

4 This voltage is internally generated by the device and no external voltage should be supplied.

5 100 nF capacitance needs to be provided between V

DD_HV_(ADC0/ADC1)/VSS_HV_(ADC0/ADC1) pair.

6 Both the relative and the fixed conditions must be met. For instance: If V

DD_HV_A is 5.9 V, VDD_HV_ADC0 maximum

value is 6.0 V then, despite the relative condition, the max value is VDD_HV_A +0.3 =6.2 V.

7 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V

DD_HV_B domain hence VDD_HV_ADC1

should be within ±100 mV of VDD_HV_B when these channels are used for ADC_1.

8 Guaranteed by device validation.

Table 10. Recommended operating conditions (5.0 V) (continued)

Symbol

Parameter

Conditions

Value

Unit

Min

Max

MPC5645B Fiches technique(PDF) 44 Page - Freescale Semiconductor, Inc

MPC5645B Fiches technique(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL