| Moteur de recherche de fiches techniques de composants électroniques |
|
910GL Fiches technique(PDF) 98 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL Fiches technique(HTML) 98 Page - Intel Corporation |
|
98 / 426 page ![]() MCHBAR Registers R 98 Datasheet 5.1.2 C0DRB1—Channel A DRAM Rank Boundary Address 1 MMIO Range: MCHBAR Address Offset: 101h Default Value: 00h Access: R/W Size: 8 bits The operation of this register is detailed in the description for register C0DRB0. 5.1.3 C0DRB2—Channel A DRAM Rank Boundary Address 2 MMIO Range: MCHBAR Address Offset: 102h Default Value: 00h Access: R/W Size: 8 bits The operation of this register is detailed in the description for register C0DRB0. 5.1.4 C0DRB3—Channel A DRAM Rank Boundary Address 3 MMIO Range: MCHBAR Address Offset: 103h Default Value: 00h Access: R/W Size: 8 bits The operation of this register is detailed in the description for register C0DRB0. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |