HCS12 datasheet(119/452 Pages) FREESCALE

119 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

119

Operation:

(M)

• (Mask) ⇒ M

Description:

Clears bits in location M. To clear a bit, set the corresponding bit in the mask

byte. Bits in M that correspond to 0s in the mask byte are not changed. Mask

bytes can be located at PC + 2, PC + 3, or PC + 4, depending on addressing

mode used.

BCLR

Clear Bits in Memory

BCLR

CCR Details:

HIN

––––

∆∆

–

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is $00; cleared otherwise

V: 0; cleared

Source Form

Address

Mode(1)

1. Indirect forms of indexed addressing cannot be used with this instruction.

Object Code

Access Detail

HCS12

M68HC12

BCLR opr8a, msk8

BCLR opr16a, msk8

BCLR oprx0_xysp, msk8

BCLR oprx9,xysp, msk8

BCLR oprx16,xysp, msk8

DIR

EXT

IDX

IDX1

IDX2

4D dd mm

1D hh ll mm

0D xb mm

0D xb ff mm

0D xb ee ff mm

rPwO

rPwP

rPwO

rPwP

frPwPO

rPOw

rPPw

rPOw

rPwP

frPwOP

HCS12 Fiches technique(PDF) 119 Page - Freescale Semiconductor, Inc

HCS12 Fiches technique(HTML) 119 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL