HCS12 datasheet(80/452 Pages) FREESCALE

80 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

are used. If the CPU attempts to execute one of the unimplemented

opcodes on page 2, an opcode trap interrupt occurs. Traps are essentially

interrupts that share the $FFF8:$FFF9 interrupt vector.

The RTI instruction is used to terminate all exception handlers, including

interrupt service routines. RTI first restores the CCR, B:A, X, Y, and the

return address from the stack. If no other interrupt is pending, normal

execution resumes with the instruction following the last instruction that

executed prior to interrupt.

Table 5-22 is a summary of interrupt instructions.

Table 5-22. Interrupt Instructions

Mnemonic

Function

Operation

RTI

Return

from interrupt

(M(SP)) ⇒ CCR; (SP) + $0001 ⇒ SP

(M(SP) : M(SP+1)) ⇒ B : A; (SP) + $0002 ⇒ SP

(M(SP) : M(SP+1)) ⇒ XH : XL; (SP) + $0004 ⇒ SP

(M(SP) : M(SP+1)) ⇒ PCH : PCL; (SP) + $0002 ⇒ SP

(M(SP) : M(SP+1)) ⇒ YH : YL; (SP) + $0004 ⇒ SP

SWI

Software interrupt

SP – 2

⇒ SP; RTNH : RTNL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; YH : YL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; XH : XL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; B : A ⇒ M(SP) : M(SP+1)

SP – 1

⇒ SP; CCR ⇒ M(SP)

TRAP

Unimplemented

opcode interrupt

SP – 2

⇒ SP; RTNH : RTNL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; YH : YL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; XH : XL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; B : A ⇒ M(SP) : M(SP+1)

SP – 1

⇒ SP; CCR ⇒ M(SP)

HCS12 Fiches technique(PDF) 80 Page - Freescale Semiconductor, Inc

HCS12 Fiches technique(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL