HD6432351 datasheet(231/1025 Pages) RENESAS

231 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 197 of 988

REJ09B0330-0300

7.1.3

Overview of Functions

Tables 7.1 (1) and (2) summarize DMAC functions in short address mode and full address mode,

respectively.

Table 7.1 (1) Overview of DMAC Functions (Short Address Mode)

Address Register Bit Length

Transfer Mode

Transfer Source

Source

Destination

Dual address mode

• Sequential mode

 1-byte or 1-word transfer

executed for one transfer request

 Memory address

incremented/decremented by 1

or 2

 1 to 65536 transfers

• Idle mode

 1-byte or 1-word transfer

executed for one transfer request

 Memory address fixed

 1 to 65536 transfers

• Repeat mode

 1-byte or 1-word transfer

executed for one transfer request

 Memory address incremented/

decremented by 1 or 2

 After specified number of

transfers (1 to 256), initial state is

restored and operation continues

• TPU channel 0

to 5 compare

match/input

capture A

interrupt

• SCI transmission

complete

interrupt

• SCI reception

complete

interrupt

• A/D converter

conversion end

interrupt

• External request

24/16

16/24

Single address mode

• 1-byte or 1-word transfer executed

for one transfer request

• Transfer in 1 bus cycle using DACK

pin in place of address specifying I/O

• Specifiable for sequential, idle, and

repeat modes

• External request

24/

DACK

DACK/24

HD6432351 Fiches technique(PDF) 231 Page - Renesas Technology Corp

HD6432351 Fiches technique(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL