Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

EVAL-ADE7569F16EB Fiches technique(PDF) 102 Page - Analog Devices

No de pièce EVAL-ADE7569F16EB
Description  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

EVAL-ADE7569F16EB Fiches technique(HTML) 102 Page - Analog Devices

Back Button EVAL-ADE7569F16EB Datasheet HTML 98Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 99Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 100Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 101Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 102Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 103Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 104Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 105Page - Analog Devices EVAL-ADE7569F16EB Datasheet HTML 106Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 136 page
background image
ADE7566/ADE7569
Preliminary Technical Data
Rev. PrA | Page 102 of 136
Table 102. Timer 0 High Byte SFR (TH0, 0x8C)
Bit No.
Mnemonic
Default
Description
7 to 0
TH0
0
Timer 0 Data High Byte.
Table 103. Timer 0 Low Byte SFR (TL0, 0x8A)
Bit No.
Mnemonic
Default
Description
7 to 0
TL0
0
Timer 0 Data High Byte.
Table 104. Timer 1 High Byte SFR (TH1, 0x8D)
Bit No.
Mnemonic
Default
Description
7 to 0
TH1
0
Timer 1 Data High Byte.
Table 105. Timer 1 Low Byte SFR (TL1, 0x8B)
Bit No.
Mnemonic
Default
Description
7 to 0
TL1
0
Timer 1 Data High Byte.
Table 106. Timer 2 High Byte SFR (TH2, 0xCD)
Bit No.
Mnemonic
Default
Description
7 to 0
TH2
0
Timer 2 Data High Byte.
Table 107. Timer 2 Low Byte SFR (TL2, 0xCC)
Bit No.
Mnemonic
Default
Description
7 to 0
TL2
0
Timer 2 Data High Byte.
Table 108. Timer 2 Reload/Capture High Byte SFR
(RACP2H, 0xCB)
Bit No.
Mnemonic
Default
Description
7 to 0
TH2
0
Timer 2 Reload/
Capture High Byte.
Table 109. Timer 2 Reload/Capture Low Byte SFR
(RACP2L, 0xCA)
Bit No.
Mnemonic
Default
Description
7 to 0
TL2
0
Timer 2 Reload/
Capture Low Byte.
TIMER 0 AND TIMER 1
Timer/Counter 0 and Timer/Counter 1 Data Registers
Each timer consists of two 8-bit registers. They are Timer 0
High Byte SFR (TH0, 0x8C), Timer 0 Low Byte SFR (TL0,
0x8A), Timer 1 High Byte SFR (TH1, 0x8D) and Timer 1 Low
Byte SFR (TL1, 0x8B) These can be used as independent
registers or combined into a single 16-bit register, depending on
the timer mode configuration (see Table 102 to Table 105).
Timer/Counter 0 and Timer/Counter 1 Operating Modes
This section describes the operating modes for Timer/Counter 0
and Timer/Counter 1. Unless otherwise noted, these modes of
operation are the same for both Timer 0 and Timer 1.
Mode 0 (13-Bit Timer/Counter)
Mode 0 configures an 8-bit timer/counter. Figure 82 shows
Mode 0 operation. Note that the divide-by-12 prescaler is not
present on the single-cycle core.
CONTROL
TR0
TF0
TL0
(5 BITS)
TH0
(8 BITS)
INTERRUPT
P0.6/T0
GATE
INT0
fCORE
C/T0 = 0
C/T0 = 1
Figure 82. Timer/Counter 0, Mode 0
In this mode, the timer register is configured as a 13-bit register.
As the count rolls over from all 1s to all 0s, it sets the timer
overflow flag, TF0. TF0 can then be used to request an interrupt.
The counted input is enabled to the timer when TR0 = 1 and either
Gate = 0 or INT0 = 1. Setting Gate0 = 1 allows the timer to be
controlled by external input INT0 to facilitate pulse-width
measurements. TR0 is a control bit in the Timer/Counter 0 and
Timer/Counter 1 Control SFR (TCON, 0x88); the Gate bit is in
Timer/Counter 0 and Timer/Counter 1 Mode SFR (TMOD,
0x89). The 13-bit register consists of all 8 bits of Timer 0 High
Byte SFR (TH0, 0x8C) and the lower 5 bits of Timer 0 Low Byte
SFR (TL0, 0x8A). The upper 3 bits of Timer 0 Low Byte SFR
(TL0, 0x8A) are indeterminate and should be ignored. Setting
the run flag (TR0) does not clear the registers.
Mode 1 (16-Bit Timer/Counter)
Mode 1 is the same as Mode 0 except that the Mode 1 timer
register runs with all 16 bits. Mode 1 is shown in Figure 83.
CONTROL
TR0
TF0
TL0
(8 BITS)
TH0
(8 BITS)
INTERRUPT
0
P0.6/T0
GATE
INT
C/T0 = 0
C/T0 = 1
fCORE
Figure 83. Timer/Counter 0, Mode 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com