| Moteur de recherche de fiches techniques de composants électroniques |
|
STMPE821 Fiches technique(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STMPE821 Fiches technique(HTML) 22 Page - STMicroelectronics |
|
22 / 55 page ![]() Interrupt controller module STMPE821 22/55 GPIO_INT_EN GPIO interrupt enable registerI Address: 0x0B, 0x0C Type: R/W Reset: 0x00 Description: The GPIO interrupt enable register is used to enable the interruption from a particular GPIO interrupt source to the host. The IEg[7:0] bits and the interrupt enable mask bits correspond to the GPIO[7:0} pins. GPIO_INT_STA GPIO interrupt status register Address: 0x0D Type: R/W Reset: 0x00 Description: The GPIO interrupt status register LSB monitors the status of the interruption from a particular GPIO pin interrupt source to the host. Regardless whether the IEGPIOR bits are enabled or not, the INT_STA_GPIO_LSB bits are still updated. The ISG[7:0] bits are the interrupt status bits correspond to the GPIO[7:0] pins. 7654 3 2 1 0 IEG[x] [7:0] IEG[7:0] Interrupt enable GPIO mask (where x = 7 to 0) Writing a ‘1’ to the IE[x] bit will enable the interruption to the host. 7654 3 2 1 0 [7:0] ISG[x]: Interrupt status GPIO (where x = 7 to 0) Read: Interrupt status of the GPIO[x]. Writing ‘1’ clears a bit. Writing ‘0’ has no effect. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |