Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

PSD833F2 Fiches technique(PDF) 59 Page - STMicroelectronics

No de pièce PSD833F2
Description  Configurable Memory System on a Chip for 8-Bit Microcontrollers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD833F2 Fiches technique(HTML) 59 Page - STMicroelectronics

Back Button PSD833F2 Datasheet HTML 55Page - STMicroelectronics PSD833F2 Datasheet HTML 56Page - STMicroelectronics PSD833F2 Datasheet HTML 57Page - STMicroelectronics PSD833F2 Datasheet HTML 58Page - STMicroelectronics PSD833F2 Datasheet HTML 59Page - STMicroelectronics PSD833F2 Datasheet HTML 60Page - STMicroelectronics PSD833F2 Datasheet HTML 61Page - STMicroelectronics PSD833F2 Datasheet HTML 62Page - STMicroelectronics PSD833F2 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 110 page
background image
PSD8XX Family
PSD835G2
58
The
PSD835G2
Functional
Blocks
(cont.)
9.4.3.1 Control Register
Any bit set to ‘0’ in the Control Register sets the corresponding Port pin to MCU I/O Mode,
and a ‘1’ sets it to Address Out Mode. The default mode is MCU I/O. Only Ports E, F and
G have an associated Control Register.
9.4.3.2 Direction Register
The Direction Register controls the direction of data flow in the I/O Ports. Any bit set to ‘1’
in the Direction Register will cause the corresponding pin to be an output, and any bit set
to ‘0’ will cause it to be an input. The default mode for all port pins is input.
Figures 26 and 28 show the Port Architecture diagrams for Ports A/B/C and E/F/G
respectively. The direction of data flow for Ports A, B, C and F are controlled not only by
the direction register, but also by the output enable product term from the PLD AND array.
If the output enable product term is not active, the Direction Register has sole control of a
given pin’s direction.
An example of a configuration for a port with the three least significant bits set to output
and the remainder set to input is shown in Table 22. Since Port D only contains four pins,
the Direction Register for Port D has only the four least significant bits active.
Direction Register Bit
Port Pin Mode
0
Input
1
Output
Table 20. Port Pin Direction Control,
Output Enable P.T. Not Defined
Direction Register Bit
Output Enable P.T.
Port Pin Mode
0
0
Input
0
1
Output
1
0
Output
1
1
Output
Table 21. Port Pin Direction Control, Output Enable P.T. Defined
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
000
0
1
1
1
Table 22. Port Direction Assignment Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com