PIC16F1507-ESLASHSS. datasheet(154/278 Pages) MICROCHIP

154 / 278 page

PIC16(L)F1507

DS40001586D-page 154

 2011-2015 Microchip Technology Inc.

20.0

CONFIGURABLE LOGIC CELL

(CLC)

The Configurable Logic Cell (CLCx) provides program-

mable logic that operates outside the speed limitations

of software execution. The logic cell takes up to 16

input signals, and through the use of configurable

gates, reduces the 16 inputs to four logic lines that drive

one of eight selectable single-output logic functions.

Input sources are a combination of the following:

• I/O pins

• Internal clocks

• Peripherals

•Register bits

The output can be directed internally to peripherals and

to an output pin.

Refer to Figure 20-1 for a simplified diagram showing

signal flow through the CLCx.

Possible configurations include:

• Combinatorial Logic

-AND

-NAND

- AND-OR

- AND-OR-INVERT

-OR-XOR

-OR-XNOR

• Latches

-S-R

- Clocked D with Set and Reset

- Transparent D with Set and Reset

- Clocked J-K with Reset

FIGURE 20-1:

CONFIGURABLE LOGIC CELL BLOCK DIAGRAM

Logic

Function

(2)

lcxg2

lcxg1

lcxg3

lcxg4

LCxMODE<2:0>

lcxq

LCxEN

LCx_in[0]

LCx_in[1]

LCx_in[2]

LCx_in[3]

LCx_in[4]

LCx_in[5]

LCx_in[6]

LCx_in[7]

LCx_in[8]

LCx_in[9]

LCx_in[10]

LCx_in[11]

LCx_in[12]

LCx_in[13]

LCx_in[14]

LCx_in[15]

LCxPOL

det

Interrupt

det

Interrupt

set bit

CLCxIF

LCXINTN

LCXINTP

LCxOE

TRIS Control

CLCx

to Peripherals

LCx_out

LCxOUT

MLCxOUT

Rev. 10-000025A

8/1/2013

Note 1:

See Figure 20-2.

See Figure 20-3.

PIC16F1507-E/SS. Fiches technique(PDF) 154 Page - Microchip Technology

PIC16F1507-E/SS. Fiches technique(HTML) 154 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL