AX88172ATF datasheet(35/45 Pages) ASIX

35 / 45 page

ASIX ELECTRONICS CORPORATION

AX88772A/AX88172A

Low-pin-count

USB 2.0 to 10/100M Fast Ethernet Controller

9.4.9

SPI Interface Timing

Note: Above diagram only shows setup and hold time relationship of SPI pins in Mode 0. For the remaining 3 modes,

clock polarity is reversed.

SPI Master Controller Timing Table:

Symbol

Description

Min

Typ

Max

Unit

Fclk

SPI_SCLK clock frequency.

Fsys_clk/

(SPIBRR+1)*2

MHz

(Note 3)

Setup time of SPI_SS to the first SPI_SCLK edge.

0.5

Tclk

(Note 3)

Hold time of SPI_SS after the last SPI_SCLK edge.

0.5

Tclk

Tdly

SPI_MOSI data valid time after SPI_SCLK edge.

Tsys_clk

(Note 4)

Dsu

SPI_MISO data setup time before SPI_SCLK edge.

Tsys_clk

Dhd

SPI_MISO data hold time after SPI_SCLK edge.

Tsys_clk

Minimum idle time between transfers (minimum

SPI_SS high time).

Note 5

Internal time base period.

0.5

Tclk

Note 3: Fsys_clk is the operating system clock frequency 30Mhz. The SPIBRR is SPI Baud Rate Register.

Tclk = 1/Fclk.

Note 4: Tsys_clk =1/ Fsys_clk =33.33 ns.

Note 5: It will be much greater than 22us because several factors can influence this parameter, such as USB system

utilization, the CBW structure, and High/Full speed ,etc.

AX88172ATF Fiches technique(PDF) 35 Page - ASIX Electronics Corporation

AX88172ATF Fiches technique(HTML) 35 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Fiches technique Télécharger

Lien URL