Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

WM8772SEDS/RV Fiches technique(PDF) 46 Page - Wolfson Microelectronics plc

No de pièce WM8772SEDS/RV
Description  24-bit, 192kHz 6-Channel Codec with Volume Control
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  WOLFSON [Wolfson Microelectronics plc]
Site Internet  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8772SEDS/RV Fiches technique(HTML) 46 Page - Wolfson Microelectronics plc

Back Button WM8772SEDS/RV Datasheet HTML 42Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 43Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 44Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 45Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 46Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 47Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 48Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 49Page - Wolfson Microelectronics plc WM8772SEDS/RV Datasheet HTML 50Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 73 page
background image
WM8772EFT – 32 LEAD TQFP
Production Data
w
PD Rev 4.2 October 2005
46
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25
oC, Slave Mode, fs = 48kHz, DACMCLK and ADCMCLK = 256fs
unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
ADCBCLK/DACBCLK cycle
time
tBCY
50
ns
ADCBCLK/DACBCLK pulse
width high
tBCH
20
ns
ADCBCLK/DACBCLK pulse
width low
tBCL
20
ns
ADCLRC/DACLRC set-up
time to
ADCBCLK/DACBCLK rising
edge
tLRSU
10
ns
ADCLRC/DACLRC hold
time from
ADCBCLK/DACBCLK rising
edge
tLRH
10
ns
DIN1/2/3 set-up time to
DACBCLK rising edge
tDS
10
ns
DIN1/2/3 hold time from
DACBCLK rising edge
tDH
10
ns
DOUT propagation delay
from ADCBCLK falling edge
tDD
0
10
ns
Table 15 Digital Audio Data Timing – Slave Mode
MPU INTERFACE TIMING
ML/I2S
MC/IWL
MD/DM
t
CSL
t
DHO
t
DSU
t
CSH
t
SCY
t
SCH
t
SCL
t
SCS
LSB
t
CSS
Figure 42 SPI Compatible Control Interface Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com