| Moteur de recherche de fiches techniques de composants électroniques |
|
ICS831721I Fiches technique(PDF) 13 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS831721I Fiches technique(HTML) 13 Page - Renesas Technology Corp |
|
13 / 19 page ![]() ICS831721AGI REVISION A FEBRUARY 3, 2014 13 ©2014 Integrated Device Technology, Inc. ICS831721I Data Sheet DIFFERENTIAL CLOCK/DATA MULTIPLEXER Power Considerations This section provides information on power dissipation and junction temperature for the ICS831752I. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS831752I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for VDD = 3.3V + 0.3V = 3.6V, which gives worst case results. • Power (core)MAX =VDD_MAX *IDD_MAX = 3.6V * 26mA = 93.6mW • Power (outputs)MAX = 46.8mW/Loaded Output Pair Total Power_MAX (3.63V, with all outputs switching) = 93.6mW + 46.8mW = 140.4mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C. The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 100.3°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.140W * 100.3°C/W = 99°C. This is below the limit of 125°C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer). Table 7. Thermal Resistance JA for 16-Lead TSSOP, Forced Convection JA by Velocity Meters per Second 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 100.3°C/W 96.0°C/W 93.9°C/W |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |