ICS831721I datasheet(12/19 Pages) RENESAS

12 / 19 page

ICS831721AGI REVISION A FEBRUARY 3, 2014

ICS831721I Data Sheet

DIFFERENTIAL CLOCK/DATA MULTIPLEXER

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other

differential signals. Both signals must meet the VPP and VCMR input

requirements. Figures 3A to 3F show interface examples for the

CLK/nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination

requirements. For example, in Figure 3A, the input termination

applies for IDT open emitter LVHSTL drivers. If you are using an

LVHSTL driver from another vendor, use their termination

recommendation.

Figure 3A. CLK/nCLK Input Driven by an IDT Open

Emitter LVHSTL Driver

Figure 3C. CLK/nCLK Input Driven by a

3.3V LVPECL Driver

Figure 3E. CLK/nCLK Input Driven by a 3.3V LVDS Driver

Figure 3B. CLK/nCLK Input Driven by a 3.3V HCSL Driver

Figure 3D. CLK/nCLK Input Driven by a

3.3V LVPECL Driver

1.8V

Zo = 50

CLK

nCLK

3.3V

LVHSTL

IDT

LVHSTL Driver

Differential

Input

125

3.3V

Zo = 50

CLK

nCLK

3.3V

LVPECL

Differential

Input

3.3V

100

LVDS

CLK

nCLK

3.3V

Differential

Input

Zo=50

HCSL

*R3

*R4

CLK

nCLK

3.3V

Differential

Input

CLK

nCLK

Differential

Input

LVPECL

3.3V

Zo=50

3.3V

ICS831721I Fiches technique(PDF) 12 Page - Renesas Technology Corp

ICS831721I Fiches technique(HTML) 12 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Fiches technique Télécharger

Lien URL