80KSW0004 datasheet(15/48 Pages) RENESAS

15 / 48 page

15 of 47

March 31, 2008

IDT80KSW0004

Datasheet

At recommended operating conditions with VDD3 = 3.3V ± 5%

Table 9 I2C SDA & SCL DC Electrical Specifications

At recommended operating conditions with VDD3 = 2.5V ± 100mV

Table 10 I2C SDA & SCL DC Electrical Specifications

Parameter

Symbol

Min

Max

Unit

Input high voltage level

VIH

0.7 x VDD3

VDD3 (MAX)+ 0.5

Input low voltage level

VIL

-0.5

0.3 x VDD3

Hysteresis of Schmitt trigger inputs:

Vhys

0.05 x VDD3

Low level output voltage

VOL

0.2 x VDD3

Output fall time from VIH(MIN) to VIL(MAX) with a bus

capacitance from 10pF to 400pF

tOF

20 + 0.1 x Cb

250

Pulse width of spikes which must be suppressed

by the input filter

tSP

Input current each I/O pin (input voltage is

between 0.1 x VDD3 and 0.9 x VDD3 (MAX) )

-10

Capacitance for each I/O pin

Parameter

Symbol

Min

Max

Unit

Input high voltage level

VIH

0.7 x VDD3

VDD3(MAX) + 0.1

Input low voltage level

VIL

-0.5

0.3 x VDD3

Hysteresis of Schmitt trigger inputs:

Vhys

0.05 x VDD3

Low level output voltage

VOL

0.2 x VDD3

Output fall time from VIH(MIN) to VIL(MAX) with a

bus capacitance from 10pF to 400pF

tOF

20 + 0.1 x Cb

250

Pulse width of spikes which must be

suppressed by the input filter

tSP

Input current each I/O pin (input voltage is

between 0.1 x VDD3 and 0.9 x VDD3 (MAX))

-10

Capacitance for each I/O pin

80KSW0004 Fiches technique(PDF) 15 Page - Renesas Technology Corp

80KSW0004 Fiches technique(HTML) 15 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Fiches technique Télécharger

Lien URL