Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

HC05V7GRS/D Fiches technique(PDF) 106 Page - NXP Semiconductors

No de pièce HC05V7GRS/D
Description  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Fiches technique(HTML) 106 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 102Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 103Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 104Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 105Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 106Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 107Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 108Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 109Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 110Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 170 page
background image
SECTION 15: MESSAGE DATA LINK CONTROLLER
Page 92
MC68HC05V7 Specification Rev. 1.0
15.1
OUTLINE
The CPU Interface contains the software addressable registers and provides the link
between the CPU and the Tx and Rx Buffers. The Tx and Rx Buffers provide storage for
data received and data to be transmitted onto the J1850 bus. The Protocol Handler is
responsible for the encoding and decoding of data bits and special message symbols
during transmission and reception. The MUX Interface provides the link between the MDLC
digital section and the analog Physical Interface. The wave shaping, driving, and digitizing
of data is performed by the Physical Interface.
NOTE:
The bus data rate depends upon the microcontroller oscillator frequency
(f
OSC) and the MDLC rate selection control bits (R0, R1). The correct
combination for the application must be chosen in order for J1850 bus
communications to take place. See 15.2.2.3 R1, R0 - Rate Select.
Physical Interface
To CPU
Protocol Handler
MUX Interface
CPU Interface
Rx/Tx
Buffers
To J1850 Bus
MDLC
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com