STMPE812BJR datasheet(7/51 Pages) STMICROELECTRONICS

7 / 51 page

STMPE812

I2C interface

Doc ID 17732 Rev 3

7/51

I2C interface

For the bus master to communicate to the slave device, the bus master must initiate a Start

condition and be followed by the slave device address. Accompanying the slave device

address, there is a read/write bit (R/W). The bit is set to 1 for read and 0 for write operation.

If a match occurs on the slave device address, the corresponding device gives an

acknowledge on the SDA during the 9th bit time. If there is no match, it deselects itself from

the bus by not responding to the transaction.

Figure 4.

I2C timing diagram

Table 3.

I2C timing

Symbol

Parameter

Min

Typ

Max

Uni

fSCL

SCL clock frequency

–

400

kHz

tLOW

Clock low period

1.3

–

µs

tHIGH

Clock high period

600

–

SDA and SCL fall time

–

300

tHD:STA

START condition hold time (after this

period the first clock is generated)

600

–

tSU:STA

START condition setup time (only relevant

for a repeated start period)

600

–

tSU:DAT

Data setup time

100

–

tHD:DAT

Data hold time

–

µs

tSU:STO

STOP condition setup time

600

–

tBUF

Time the bus must be free before a new

transmission can start

1.3

–

µs

AI00589

SDA

tSU:STO

tSU:STA

tHD:STA

SCL

tSU:DAT

tHD:DAT

tHIGH

tLOW

tHD:STA

tBUF

Obsolete

Product(s)

- Obsolete

Product(s)

STMPE812BJR Fiches technique(PDF) 7 Page - STMicroelectronics

STMPE812BJR Fiches technique(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Fiches technique Télécharger

Lien URL