Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

STM32L062C8U6DTR Fiches technique(PDF) 95 Page - STMicroelectronics

No de pièce STM32L062C8U6DTR
Description  Ultra-low-power 32-bit MCU Arm®-based Cortex®-M0, 64 KB Flash,8 KB SRAM, 2 KB EEPROM, USB, ADC, DAC, AES
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L062C8U6DTR Fiches technique(HTML) 95 Page - STMicroelectronics

Back Button STM32L062C8U6DTR Datasheet HTML 91Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 92Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 93Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 94Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 95Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 96Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 97Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 98Page - STMicroelectronics STM32L062C8U6DTR Datasheet HTML 99Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 124 page
background image
DS10183 Rev 11
95/124
STM32L062x8
Electrical characteristics
101
tsu(NSS)
NSS setup time
Slave mode, SPI
presc = 2
4*Tpclk
-
-
ns
th(NSS)
NSS hold time
Slave mode, SPI
presc = 2
2*Tpclk
-
-
tw(SCKH)
tw(SCKL)
SCK high and low time
Master mode
Tpclk-2
Tpclk
Tpclk+
2
tsu(MI)
Data input setup time
Master mode
0
-
-
tsu(SI)
Slave mode
3
-
-
th(MI)
Data input hold time
Master mode
7
-
-
th(SI)
Slave mode
3.5
-
-
ta(SO
Data output access time
Slave mode
15
-
36
tdis(SO)
Data output disable time
Slave mode
10
-
30
tv(SO)
Data output valid time
Slave mode
1.65 V<VDD<3.6 V
-18
41
Slave mode
2.7 V<VDD<3.6 V
-18
25
tv(MO)
Master mode
-
4
7
th(SO)
Data output hold time
Slave mode
10
-
-
th(MO)
Master mode
0
-
-
1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI)
which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be
achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.
Table 65. SPI characteristics in voltage Range 1 (1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com