 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
FDA803D Fiches technique(PDF) 60 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
FDA803D Fiches technique(HTML) 60 Page - STMicroelectronics |
|
|
60 / 78 page  I2C bus interface FDA803D 60/78 DocID031487 Rev 2 14.7 I2C timing This paragraph describes more in detail the I2C bus protocol used and its timings. Please refer to Table 12 and Figure 72 below. Figure 72. I2C bus interface timing Table 12. I2C bus interface timing Symbol Parameter Min Max Unit Fscl SCL (clock line) frequency - 400 kHz Tscl SCL period 2500 - ns Tsclh SCL high time 0.6 - μs Tscll SCL low time 1.3 - μs Tsstart Setup time for start condition 0.6 - μs Thstart Hold time for start condition 0.6 - μs Tsstop Setup time for stop condition 0.6 - μs Tbuf Bus free time between a stop and a start condition 1.3 - μs Tssda Setup time for data line 100 - ns Thsda Hold time for data line 0(1) 1. Device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. -ns Tf Fall time for SCL and SDA - 300 ns |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
