xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx

xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

7.

Functional diagram

Fig 1.

Functional diagram P60C080/P60C144

001aam547

PROGRAMMABLE

I/O 1, 2, 3

CLK

RST_N

VDD

VSS

UART

ISO 14443

ROM

384 KB

PROGRAM MEMORY

SECURE SmartMX2 CPU

EEPROM

80 KB/144 KB

DATA AND PROGRAM

MEMORY

CRC

16 or 32-bit

FAST

RNG

TIMERS

16-bit

T0

16-bit

T1

RAM

AES

COPROCESSOR

TRIPLE-DES

COPROCESSOR

CLOCK

FILTER

SECURITY SENSORS

RESET GENERATION

VOLTAGE REGULATOR

MEMORY MANAGEMENT UNIT (MMU)

CLOCK

GENERATION

P60C080 P60C144

SYMMETRIC BLOCK CIPHER

INTERFACE

COPY

MACHINE

COPY

MACHINE

WATCHDOG

TIMER

FAME2

ENHANCED

PUBLIC KEY

COPROCESSOR

e.g. RSA, ECC

5632 B

DATA MEMORY

2688 B

DATA MEMORY

IO1

IO3

IO2