STM32WL55JC datasheet(80/147 Pages) STMICROELECTRONICS

No de pièce	STM32WL55JC

Description	Multiprotocol LPWAN dual core 32-bit Arm® Cortex®-M4/M0 LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM

PDF	147 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

80 / 147 page

Table 36. Current consumption in Run and LPRun modes on CPU1, CoreMark code with data

running from Flash memory, ART enable (cache ON, prefetch OFF)

Symbol

Parameter

Conditions

Typ

Max(1)

Unit

Voltage

scaling

fHCLK

(MHz)

25 °C

55 °C

85 °C

105 °C

25 °C

85 °C

105 °C

IDD (Run)

Supply current

in Run mode

fHCLK = fMSI

All peripherals

disabled

Range 2

1.85

1.90

1.95

2.10

2.20

2.40

2.80

1.10

1.15

1.20

1.30

1.40

1.60

1.90

0.585

0.610

0.670

0.760

SMPS

Range 2

1.50

1.45

1.65

1.70

1.00

1.05

1.10

0.730

0.750

0.780

0.830

Range 1

5.55

5.65

5.80

5.95

7.40

11.0

14.0

3.85

3.95

4.05

4.20

5.60

8.40

13.0

2.15

2.20

2.30

2.45

3.70

6.60

11.0

SMPS

Range 1

3.40

3.45

3.55

3.60

2.50

2.55

2.60

2.65

1.60

1.65

1.70

IDD

(LPRun)

Supply current

in LPRun mode

fHCLK = fMSI

All peripherals disabled

0.220

0.235

0.290

0.380

0.270

0.490

0.880

0.120

0.135

0.185

0.275

0.150

0.390

0.780

0.4

0.058

0.0715

0.120

0.210

0.084

0.330

0.710

1. Guaranteed by characterization results, unless otherwise specified.

STM32WL55JC Fiches technique(PDF) 80 Page - STMicroelectronics

STM32WL55JC Fiches technique(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL