Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TMUX7411F Fiches technique(PDF) 27 Page - Texas Instruments

No de pièce TMUX7411F
Description  TMUX741xF 짹60 V Fault-protected, 1:1 (SPST), 4-Channel Switches with 1.8-V Logic
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

TMUX7411F Fiches technique(HTML) 27 Page - Texas Instruments

Back Button TMUX7411F Datasheet HTML 22Page - Texas Instruments TMUX7411F Datasheet HTML 23Page - Texas Instruments TMUX7411F Datasheet HTML 24Page - Texas Instruments TMUX7411F Datasheet HTML 25Page - Texas Instruments TMUX7411F Datasheet HTML 26Page - Texas Instruments TMUX7411F Datasheet HTML 27Page - Texas Instruments TMUX7411F Datasheet HTML 28Page - Texas Instruments TMUX7411F Datasheet HTML 29Page - Texas Instruments TMUX7411F Datasheet HTML 30Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 27 / 30 page
background image
12 Layout
12.1 Layout Guidelines
Figure 12-1 and Figure 12-2 illustrates an example of a PCB layout with the TMUX7412F. The following are
some key considerations:
• Decouple the VDD and VSS pins with a 1-µF capacitor, placed as close to the pin as possible. Make sure that
the capacitor voltage rating is sufficient for the VDD and VSS supplies.
• Multiple decoupling capacitors can be used if their is a lot of noise in the system. For example, a 0.1-µF and
1-µF can be placed on the supply pins. If multiple capacitors are used, placing the lowest value capacitor
closest to the supply pin is recommended.
• Keep the input lines as short as possible.
• Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
• Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
possible, and only make perpendicular crossings when necessary.
12.2 Layout Example
SEL1
D1
S1
VSS
D2
S2
TMUX741xF
VDD
SEL2
FF
S3
D3
SEL3
GND
S4
D4
SEL4
Wide (low inductance)
trace for power
Wide (low inductance)
trace for power
Via to ground plane
To Pull-up resistor
Figure 12-1. TSSOP Layout Example
S1
S2
VSS
VDD
GND
FF
S4
S3
Via to ground plane
Via to power plane
To Pull-up resistor
Figure 12-2. WQFN Layout Example
www.ti.com
TMUX7411F, TMUX7412F, TMUX7413F
SCDS404 – MARCH 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
27
Product Folder Links: TMUX7411F TMUX7412F TMUX7413F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com