Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

LPC47M14X Fiches technique(PDF) 35 Page - SMSC Corporation

No de pièce LPC47M14X
Description  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  SMSC [SMSC Corporation]
Site Internet  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X Fiches technique(HTML) 35 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 31Page - SMSC Corporation LPC47M14X Datasheet HTML 32Page - SMSC Corporation LPC47M14X Datasheet HTML 33Page - SMSC Corporation LPC47M14X Datasheet HTML 34Page - SMSC Corporation LPC47M14X Datasheet HTML 35Page - SMSC Corporation LPC47M14X Datasheet HTML 36Page - SMSC Corporation LPC47M14X Datasheet HTML 37Page - SMSC Corporation LPC47M14X Datasheet HTML 38Page - SMSC Corporation LPC47M14X Datasheet HTML 39Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 205 page
background image
SMSC DS – LPC47M14X
Page 35
Rev. 03/19/2001
An overrun or underrun will terminate the current command and the transfer of data. Disk writes will complete the current
sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result
phase may be entered.
Table 12 – FIFO Service Delay
FIFO THRESHOLD
EXAMPLES
MAXIMUM DELAY TO SERVICING AT
2 Mbps DATA RATE
1 byte
2 bytes
8 bytes
15 bytes
1 x 4
µs - 1.5 µs = 2.5 µs
2 x 4
µs - 1.5 µs = 6.5 µs
8 x 4
µs - 1.5 µs = 30.5 µs
15 x 4
µs - 1.5 µs = 58.5 µs
FIFO THRESHOLD
EXAMPLES
MAXIMUM DELAY TO SERVICING AT
1 Mbps DATA RATE
1 byte
2 bytes
8 bytes
15 bytes
1 x 8
µs - 1.5 µs = 6.5 µs
2 x 8
µs - 1.5 µs = 14.5 µs
8 x 8
µs - 1.5 µs = 62.5 µs
15 x 8
µs - 1.5 µs = 118.5 µs
FIFO THRESHOLD
EXAMPLES
MAXIMUM DELAY TO SERVICING AT
500 Kbps DATA RATE
1 byte
2 bytes
8 bytes
15 bytes
1 x 16
µs - 1.5 µs = 14.5 µs
2 x 16
µs - 1.5 µs = 30.5 µs
8 x 16
µs - 1.5 µs = 126.5 µs
15 x 16
µs - 1.5 µs = 238.5 µs
DIGITAL INPUT REGISTER (DIR)
Address 3F7 READ ONLY
This register is read-only in all modes.
PC-AT Mode
BIT 0 - 6 UNDEFINED
The data bus outputs D0 - 6 are read as ‘0’.
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
PS/2 Mode
7
6
5
4
3
2
1
0
DSK
CHG
0
0
0
0
0
0
0
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
7
6
5
4
3
2
1
0
DSK
CHG
1
1
1
1
DRATE
SEL1
DRATE
SEL0
nHIGH
DENS
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com