AR8327-AL1A-R datasheet(70/394 Pages) ETC2

70 / 394 page

70 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch

Atheros Communications, Inc.

70 • June 2011

COMPANY CONFIDENTIAL

3.2.13

MDIO Master Control

Address 0x003C

SFT&HW RST

Table 3-16 summarizes the MDIO Master Control Register

3.2.14

BIST_CTRL

Address 0x0040

SFT&HW RST

R/W

SGMII_CLK125M_RX_SEL

SGMII interface Rx clock selection

1 = inverse clock

R/W

SGMII_CLK125M_TX_SEL

SGMII interface Tx clock selection

1 = inverse clock

17:10

R/W

RESERVED

9:0

R/W

RESERVED

Table 3-15.

MInterface High Address Register

Bit

R/W

Inital

Value

Mnemonic

Description

Table 3-16.

MDIO Master Control Register

Bit

R/W

Inital

Value

Mnemonic

Description

R/W

MDIO_BUSY

1'b1: internal MDIO interface is busy.

This bit should be set to 1'b1 when cpu read or

write phy register through internal mdio

interface, and should be clear after hardware

finish the command.

R/O

MDIO_MASTER_EN

1''b1: use mdio master to config phy register. Mdc

should be changed to internal mdc to phy.

29:28

R/W

Reserved

R/O

MDIO_CMD

1'b0: write

1'b1: read

R/W

MDIO_SUP_PRE

1'b1: suppress preamble enable

1'b0: with 32 bits preamble

25:21

R/O

PHY_ADDR

Phy address

20:16

R/W

REG_ADDR

Phy register address

15:0

R/W

MDIO_DATA

When write, these bits are data written to phy

from phy register.

AR8327-AL1A-R Fiches technique(PDF) 70 Page - List of Unclassifed Manufacturers

AR8327-AL1A-R Fiches technique(HTML) 70 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL