AM652X datasheet(245/299 Pages) TI1

245 / 299 page

245

AM6548, AM6528, AM6546

AM6526, AM6527

www.ti.com

SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018

Submit Documentation Feedback

Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527

Detailed Description

•

Two Real-Time Transfer Units (RTU_PRU0 and RTU_PRU1), each with

–

8KB program memory with ECC

–

16KB Broadside (BS) RAM

–

MAC (Multiplier with optional Accumulation)

–

CRC32/16 HW accelerator

–

Byte Swap, for Little/Big Endian conversion

–

Two instances of SUM32

–

Task Manager

–

XFR2TR, for accelerating the internal memory copy of worklist from TR

–

Supports 128-bit wide PSI-L RX/TX port for streaming access through NAVSS0

•

Scratchpad Memory (SPAD) with 4 banks of 30 x 32-bit registers

•

64KB Shared general purpose memory RAM with ECC (signified Data RAM2), shared between PRU0

and PRU1

•

Two 8KB Data Memories with ECC (signified Data RAM0 and Data RAM1)

•

Two 256-bit VBUSM Master Ports:

–

Separate port for each PRUn/RTU_PRUn (where n = 0 or 1)

–

Optional address translation for PRUn (where n = 0 or 1) transactions to External Host

•

16 Software Events generated by 2 PRUs

•

Two Real-Time Ethernet ports (MII_G_RT1 and MII_G_RT2) configurable to connect to each PRUn

(where n = 0 or 1) to support multiple industrial communication protocols.

–

Each of the Ethernet ports can be configured as MII/RGMII/SGMII ports

–

NOTE: SGMII mode is supported only for PRU_ICSSG2 instance

•

Two Industrial Ethernet Peripheral's (IEP0/IEP1) to manage/generate Industrial Ethernet functions such

as time stamping.

–

Each of the Industrial Ethernet 64-bit timers support 10 capture and 16 compare events along with

slow and fast compensation.

–

Supports up to 4 sets of 3 phased motor control with 12 primary and 12 complimentary

programmable PWM outputs.

–

Up to 9 safety events with optional external trip IO per PWM set with hardware glitch filter.

•

One MDIO port to control external Ethernet PHY

•

One Enhanced Capture Module (ECAP0)

•

16550-compatible UART with a dedicated 192MHz clock to support 12-Mbps PROFIBUS®

•

Interrupt Controller (INTC)

–

Up to 64 internal events, generated by modules, internal to the PRU_ICSSG

–

Up to 96 external events, generated by the system

–

Supports up to 20 interrupt channels

–

Generation of 20 Host interrupts:

•

2 Host interrupts to PRU0 and PRU1

•

2 Host interrupts to RTU_PRU0 and RTU_PRU1

•

8 Host interrupts, exported from the PRU_ICSSG for signaling the Arm interrupt controllers

(pulse and level provided)

•

8 Host Interrupts for the Task Managers

–

Each system event can be enabled and disabled

–

Each host event can be enabled and disabled

–

Hardware prioritization of events

•

One 32-bit VBUSP slave (target) port for memory mapped register and internal memories access

•

Flexible power management support

•

Integrated 32-bit Interconnect

AM652X Fiches technique(PDF) 245 Page - Texas Instruments

AM652X Fiches technique(HTML) 245 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL