TLE9255WLC datasheet(83/100 Pages) INFINEON

83 / 100 page

Data Sheet

Rev. 1.02 2018-02-02

TLE9255W

Electrical Characteristics

Table 16

CAN FD

4.75 V < VCC <5.25 V; 3.0V< VIO < 5.5 V; 5.5V < VBAT < 40V; RL =60 Ω; -40 °C < TJ < 150 °C;

all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter

Symbol

Values

Unit Note or

Test Condition

Number

Min.

Typ.

Max.

CAN FD Characteristics

Received recessive bit width

at 2 MBit/s

tBit(RxD)_2M

400

500

550

CL = 100 pF,

CRxD =15 pF,

tBit = 500 ns,;

(see Figure 49);

P_10.4.36

Received recessive bit width

at 5 MBit/s

tBit(RxD)_5M

120

200

220

CL = 100 pF,

CRxD =15 pF,

tBit = 200 ns;

(see Figure 49);

P_10.4.37

Transmitted recessive bit

width at 2 MBit/s

tBit(Bus)_2M

435

500

530

CL = 100 pF,

CRxD =15 pF,

tBit = 500 ns;

(see Figure 49);

P_10.4.38

Transmitted recessive bit

width at 5 MBit/s

tBit(Bus)_5M

155

200

210

CL = 100 pF,

CRxD =15 pF,

tBit = 200 ns;

(see Figure 49);

P_10.4.39

Receiver timing symmetry at

2MBit/s

∆tRec_2M = tBit(RxD)_2M -

tBit(Bus)_2M

∆tRec_2M

-65

–

CL = 100 pF,

CRxD =15 pF,

tBit = 500 ns,

(see Figure 49);

P_10.4.40

Receiver timing symmetry at

5MBit/s

∆tRec_5M = tBit(RxD)_5M -

tBit(Bus)_5M

∆tRec_5M

-45

–

CL = 100 pF,

CRxD =15 pF,

tBit = 200 ns,

(see Figure 49);

P_10.4.41

TLE9255WLC Fiches technique(PDF) 83 Page - Infineon Technologies AG

TLE9255WLC Fiches technique(HTML) 83 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Fiches technique Télécharger

Lien URL