Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

WM8775 Fiches technique(PDF) 13 Page - Wolfson Microelectronics plc

No de pièce WM8775
Description  24 BIT 96 KHZ ADC WITH 4 CHANNEL I/P MULTIPLEXER
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  WOLFSON [Wolfson Microelectronics plc]
Site Internet  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8775 Fiches technique(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8775 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8775 Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
Product Preview
WM8775
w
PP Rev 1.8, June 2004
13
In Master mode BCLK and ADCLRC are generated by the WM8775. The frequency of ADCLRC is
set by setting the required ratio of MCLK to ADCLRC using the ADCRATE control bit (Table 7).
ADCRATE[2:0]
MCLK:ADCLRC RATIO
010
256fs
011
384fs
100
512fs
101
768fs
Table 7 Master Mode MCLK:ADCLRC Ratio Select
Table 8 shows the settings for ADCRATE for common sample rates and MCLK frequencies.
System Clock Frequency (MHz)
256fs
384fs
512fs
768fs
SAMPLING
RATE
(ADCLRC)
ADCRATE
=010
ADCRATE
=011
ADCRATE
=100
ADCRATE
=101
32kHz
8.192
12.288
16.384
24.576
44.1kHz
11.2896
16.9340
22.5792
33.8688
48kHz
12.288
18.432
24.576
36.864
96kHz
24.576
36.864
Unavailable
Unavailable
Table 8 Master Mode ADCLRC Frequency Selection
BCLK is also generated by the WM8775. The frequency of BCLK depends on the mode of operation.
If using 256, 384, 512 or 768fs (ADCRATE=010, 011,100 or 101) BCLK = MCLK/4. However if DSP
mode is selected as the audio interface mode then BCLK=MCLK.
POWERDOWN MODES
The WM8775 has powerdown control bits allowing specific parts of the WM8775 to be powered off
when not being used. The 4-channel input source selector and input buffer may be powered down
using control bit AINPD. When AINPD is set all inputs to the source selector (AIN1l/R to AIN4L/R)
are switched to a buffered VMIDADC. Control bit ADCPD powers off the ADC and also the ADC input
PGAs. Setting AINPD and ADCPD will powerdown everything except the references VMIDADC and
ADCREFP. These may be powered down by setting PDWN. Setting PDWN will override all other
powerdown control bits. It is recommended that the 4-channel input mux and buffer AINPD and
ADCPD are powered down before setting PDWN. The default is for all powerdown bits to be 0 i.e.
enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com