MPC7450EC datasheet(16/52 Pages) MOTOROLA

16 / 52 page

MPC7450 RISC Microprocessor Hardware Speciﬁcations

MOTOROLA

Electrical and Thermal Characteristics

Table 9. Processor Bus AC Timing Speciﬁcations

At recommended operating conditions. See Table 4.

Parameter

Symbol2

All Speed Grades

Unit

Notes

Min

Max

Mode select input setup to HRESET

tMVRH

8—

sysclk

3, 4, 5, 6

HRESET to mode select input hold

tMXRH

—

3, 5

Input setup times:

A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI,

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3],

HRESET, INT, MCP, QACK, SMI, SRESET, TA,

TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]

tAVKH

tIVKH

2.0

—

Input hold times:

A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI,

D[0:63], DP[0:7]

AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3],

HRESET, INT, MCP, QACK, SMI, SRESET, TA,

TBEN, TEA, TS, EXT_QUAL, PMON_IN, SHD[0:1]

tAXKH

tIXKH

—

Output valid times:

A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI

D[0:63], DP[0:7]

ARTRY/SHD0/SHD1

BR, CKSTP_OUT, DRDY, HIT, PMON_OUT, QREQ]

tKHAV

tKHTSV

tKHDV

tKHARV

tKHOV

—

2.5

2.8

2.5

Output hold times:

A[0:35], AP[0:4], GBL, TBST, TSIZ[0:2], WT, CI

D[0:63], DP[0:7]

ARTRY/SHD0/SHD1

BR, CKSTP_OUT, DRDY, HIT, PMON_OUT, QREQ

tKHAX

tKHTSX

tKHDX

tKHARX

tKHOX

0.5

—

SYSCLK to output enable

tKHOE

0.5

—

SYSCLK to output high impedance (all except TS, ARTRY,

SHD0, SHD1)

tKHOZ

—

3.5

SYSCLK to TS high impedance after precharge

tKHTSPZ

—1

sysclk

5, 7, 10

Maximum delay to ARTRY/SHD0/SHD1 precharge

tKHARP

—1

sysclk

5, 8,

9, 10

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

IVE

D B

Y F

INC

MPC7450EC Fiches technique(PDF) 16 Page - Motorola, Inc

MPC7450EC Fiches technique(HTML) 16 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Fiches technique Télécharger

Lien URL