IRCC datasheet(5/79 Pages) SMSC

5 / 79 page

Table 4 - G. P. Port Signals

NAME

SIZE (BITS)

TYPE

DESCRIPTION

Fast

Output

General Purpose Data

GP Data

Output

General Purpose Data

Fast

The Fast pin always reflects the state of Fast, bit

6 of SCE Line Control Register A. The state of

Fast is independent of the IrCC Block Controls or

the Output Multiplexer.

The Fast pin can be

used at the chip level for IR Transceiver

configuration.

GP Data

The G.P. Data pin always reflects the state of

General Purpose Data, bit 5 of SCE Line Control

The state of G.P. Data is

independent of the IrCC Block Controls or the

Output Multiplexer.

Table 5 - HOST Signals

NAME

SIZE (BITS)

TYPE

DESCRIPTION

D0-D7

Bidirectional

Host Data Bus

A0-A2

Input

IrCC Register Address Bus

nIOR

Input

ISA I/O Read

nIOW

Input

ISA I/O Write

AEN

Input

ISA Address Enable

DRQ

Output

DMA Request

nDACK

Input

ISA DMA Acknowledge

Input

ISA DMA Terminal Count

IRQ

Output

Interrupt Request

IOCHRDY

Output

ISA I/O Channel Ready

nSRDY

Output

ISA Synchronous Ready (Zero Wait State)

IRCC Fiches technique(PDF) 5 Page - SMSC Corporation

IRCC Fiches technique(HTML) 5 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Fiches technique Télécharger

Lien URL