 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
ST7262XXX Fiches technique(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7262XXX Fiches technique(HTML) 22 Page - STMicroelectronics |
|
|
22 / 139 page  ST7262xxx 22/139 Doc ID 6996 Rev 5 Figure 16. Low Voltage Reset Signal Output Note: Typical hysteresis (VIT+-VIT-) of 250 mV is expected. Figure 17. Temporization Timing Diagram after an internal Reset Figure 18. Reset Timing Diagram Note: Refer to Electrical Characteristics for values of tDDR, tOXOV, VIT+ and VIT-. RESET VDD VIT+ VIT- VDD Addresses $FFFE Temporization VIT+ (514 CPU clock cycles) VDD OSCIN fCPU FFFF FFFE PC RESET tDDR tOXOV 514 CPU CLOCK CYCLES DELAY Obsolete Product(s) - Obsolete Product(s) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
