SRC0 datasheet(40/48 Pages) STMICROELECTRONICS

40 / 48 page

DC and AC characteristics

SRC0

40/48

DocID026008 Rev 2

VIL

Input low voltage

0.99

VIH

Input high voltage

1.05

tDEBOUNC

Debounce period

RSR

(4)

Internal pull-up resistor

VCC = 5.5 V, input asserted

100

135



PBOUT

VOL

Output low voltage

VCC = 2 V, ISINK = 1 mA,

PBOUT asserted

0.3

PBOUT leakage current

VPBOUT = 3 V, PBOUT open

drain

–0.1

+0.1

µA

VCCLO

VOL

Output low voltage

VCC = 2 V, ISINK = 1 mA,

VCCLO asserted

0.3

VCCLO leakage current

VVCCLO = 3 V, VCCLO open

drain

–0.1

+0.1

µA

PSHOLD

VIL

Input low voltage

VCC 2.0V0.99

VIH

Input high voltage

VCC 2.0V1.05

Glitch immunity

µs

PSHOLD leakage current

VPSHOLD = 0.6 V

–0.1

0.1

µA

PSHOLD to enable

propagation delay

µs

RPSHOLD

Pull-down resistor

connected internally during

power-up

VPSHOLD = 5.5 V

195

300

405



CSRD

ISRD

CSRD charging current

100

150

200

VSRD

CSRD voltage threshold

VCC = 3.6 V, load on VREF pin

100 k

 and mandatory 1 µF

capacitor, TA = 25 °C

1.5

tSRD

Additional Smart Reset™

delay time

External CSRD connected

s/µF

EN, EN

VOL

Output low voltage

VCC = 2 V, ISINK = 1 mA,

enable asserted

0.3

Table 5. DC and AC characteristics (continued)

Symbol

Parameter

Test condition(1)

Min.

Typ.(2)

Max.

Unit

SRC0 Fiches technique(PDF) 40 Page - STMicroelectronics

SRC0 Fiches technique(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Fiches technique Télécharger

Lien URL