Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ADL5205ACPZ-R7 Fiches technique(PDF) 21 Page - Analog Devices

No de pièce ADL5205ACPZ-R7
Description  Dual, 35 dB Range, 1 dB Step Size DGA
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADL5205ACPZ-R7 Fiches technique(HTML) 21 Page - Analog Devices

Back Button ADL5205ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 22Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 23Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 24Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
ADL5205
Data Sheet
Rev. 0 | Page 20 of 31
Table 9. Gain Code vs. Voltage Gain
6-Bit Binary Gain Code, D5 to D0
Voltage Gain (dB)
000000
+26
000001
+25
000010
+24
000011
+23
000100
+22
000101
+21
000110
+20
000111
+19
001000
+18
001001
+17
001010
+16
001011
+15
001100
+14
001101
+13
001110
+12
001111
+11
010000
+10
010001
+9
010010
+8
010011
+7
010100
+6
010101
+5
010110
+4
010111
+3
011000
+2
011001
+1
011010
0
011011
−1
011100
−2
011101
−3
011110
−4
011111
−5
100000
−6
100001
−7
100010
−8
100011 to 111111
−9
SPI READ
The ADL5205 can be read back only in the serial mode, during
a read cycle (from CSA/CSB low to CSA/CSB high) after the
R/W bit is set high in the previous cycle. During the read cycle,
data changes at each rising edge of SCLK, and can be latched
using the falling edge of SCLK. There is no continual read opera-
tion. A logic high (1) must be written into the R/W bit to enable
the subsequent read cycle. The sequence for reading back is
shown in Figure 54 to Figure 57, showing the operation of the
input and output functions of the SDIO pin. The actual
waveforms during the readback process are shown in Figure 57
to Figure 59. SDIO is enabled as an output only during the read
cycle in Figure 57.
SCLK
WRITE VALUE
WRITE 0x0054
R/W BIT LOW ON SDIO_IN
DATA WRITTEN ON RISING CLOCK EDGE
CSA, CSB
SDIO (IN)
SDIO (OUT)
Figure 54. Write Gain Control Word
SCLK
SET UP READ
WRITE 0x0100
R/W BIT LOW ON SDIO_OUT
CSA, CSB
SDIO (IN)
SDIO (OUT)
Figure 55. Write Logic 1 into R/W Bit
SCLK
SDIO (IN)
SDIO (OUT)
PERFORM READ
READ 0x0154
R/W BIT HIGH
DATA READ ON FALLING CLOCK EDGE
CSA, CSB
SDIO OUTPUT ENABLED
Figure 56. Perform Read
CH1 1V/DIV
CH2 1V/DIV
A CH2
1.6V
CH3 1V/DIV
1
2
3
SCLK
SDIO
CSA OR CSB
Figure 57. Write Gain Control Value, 0x0054



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com