| Moteur de recherche de fiches techniques de composants électroniques |
|
9535 Fiches technique(PDF) 5 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
9535 Fiches technique(HTML) 5 Page - NXP Semiconductors |
|
5 / 19 page ![]() Philips Semiconductors Product data PCA9535 16-bit I2C and SMBus, low power I/O port with interrupt 2003 Jun 27 5 SIMPLIFIED SCHEMATIC OF I/Os WRITE PULSE DATA FROM SHIFT REGISTER VDD I/O PIN VSS WRITE CONFIGURATION PULSE D CK FF Q D CK Q FF D CK Q FF D CK Q FF INPUT PORT REGISTER POLARITY INVERSION REGISTER OUTPUT PORT REGISTER DATA FROM SHIFT REGISTER DATA FROM SHIFT REGISTER WRITE POLARITY PULSE CONFIGURATION REGISTER OUTPUT PORT REGISTER DATA INPUT PORT REGISTER DATA POLARITY REGISTER DATA READ PULSE SU01682 Q Q Q Q TO INT Q1 Q2 NOTE: At Power-on Reset, all registers return to default values. Figure 4. Simplified schematic of I/Os I/O port When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V. If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low impedance path that exists between the pin and either VDD or VSS. |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |