CLC440 datasheet(4/8 Pages) NSC

4 / 8 page

General Design Equations

The CLC440 is a unity gain stable voltage feedback

amplifier. The matched input bias currents track well over

temperature. This allows the DC offset to be minimized

by matching the impedance seen by both inputs.

Gain

The non-inverting and inverting gain equations for the

CLC440 are as follows:

Non-inverting Gain:

Inverting Gain:

Gain Bandwidth Product

The CLC440 is a voltage feedback amplifier, whose

closed-loop bandwidth is approximately equal to the

gain-bandwidth product (GBP) divided by the gain (Av).

For gains greater than 5, Av sets the closed-loop band-

width of the CLC440.

Closed Loop Bandwidth =

GBP = 230MHz

For gains less than 5, refer to the frequency response

plots to determine maximum bandwidth.

Output Drive and Settling Time Performance

The CLC440 has large output current capability. The

90mA of output current makes the CLC440 an excellent

choice for applications such as:

• Video Line Drivers

• Distribution Amplifiers

When driving a capacitive load or coaxial cable, include a

series resistance Rs to back match or improve settling

time. Refer to the “Settling Time vs. Capacitive Load” plot

in the typical performance section to determine the

recommended resistance for various capacitive loads.

When driving resistive loads of under 500

Ω, settling time

performance diminishes. This degradation occurs

because a small change in voltage on the output causes

a large change of current in the power supplies. This

current creates ringing on the power supplies. A small

resistor will dampen this effect if placed in series with the

6.8

µF bypass capacitor.

Noise Figure

Noise Figure (NF) is a measure of noise degradation

caused by an amplifier.

where,

eni = Total Equivalent Input Noise Density

Due to the Amplifier

et = Thermal Voltage Noise (

seq)

CLC440 Typical Performance Characteristics (A

V = +2, Rf = 250Ω:Vcc = + 5V, RL = 100Ω unless specified)

Ib and Ios vs. Common-Mode Voltage

Common-Mode Input Voltage (V)

-4.0

-2.4

2.4

4.0

-0.8

0.8

los

-10

-20

2.0

1.0

-1.0

-2.0

APPLICATION INFORMATION

Pulse Response

Time (5ns/div)

2.0

1.0

-1.0

-2.0

AV = +2

AV = -2

0.05% Settling Time vs. Capacitive Load

100

1000

Load Capacitance CL (pF)

Short Term Settling Time

Time (ns)

0.1

100

0.2

-0.1

-0.2

Long Term Settling Time

Time (s)

-9

-7

-1

0.1

-5

-3

0.2

-0.1

-0.2

-2

-4

-6

-8

−

GBP

()

10LOG

S/N

10LOG

















4kTR

Typical DC Errors vs. Temperature

Temperature (C

°)

0.4

-60

-20

100

-0.8

-1.6

-0.4

140

-6

-14

-2

-1.2

-10

los

Vio

http://www.national.com

CLC440 Fiches technique(PDF) 4 Page - National Semiconductor (TI)

CLC440 Fiches technique(HTML) 4 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8

Fiches technique Télécharger

Lien URL