Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

UT54ACTS899 Fiches technique(PDF) 8 Page - Aeroflex Circuit Technology

No de pièce UT54ACTS899
Description  9-bit Latchable Transceiver with Parity Generator/Checker
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AEROFLEX [Aeroflex Circuit Technology]
Site Internet  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

UT54ACTS899 Fiches technique(HTML) 8 Page - Aeroflex Circuit Technology

Back Button UT54ACTS899 Datasheet HTML 4Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 5Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 6Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 7Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 8Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 9Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 10Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 11Page - Aeroflex Circuit Technology UT54ACTS899 Datasheet HTML 12Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 17 page
background image
8
Notes:
* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition
A up to the maximum TID level procured.
1. All specifications valid for radiation >1E5 rads(Si) per MIL-STD-883, Method 1019.
2. Verified by functional test.
tPZL1
Output Enable Time - GBA or GAB to An, Bn
3.5
9.5
ns
tPZH2
Output Enable Time - GBA or GAB to BPAR or APAR
3.5
9.5
ns
tPZL2
Output Enable Time - GBA or GAB to BPAR or APAR
3.5
9.5
ns
tPHZ1
Output Disable Time - GBA or GAB to An, Bn
2.0
6.0
ns
tPLZ1
Output Disable Time - GBA or GAB to An, Bn
2.0
6.0
ns
tPHZ2
Output Disable Time - GBA or GAB to BPAR, to
APAR
2.0
6.0
ns
tPLZ2
Output Disable Time - GBA or GAB to BPAR, to
APAR
2.0
6.0
ns
tS
Setup Time, High or Low, An, Bn, APAR, BPAR to
LEA, LEB
1.0
ns
tH
Hold Time, High or Low, An, Bn, APAR, BPAR to
LEA, LEB
1.5
ns
tW
2
Pulse Width for LEA, LEB
4.0
ns
fMAX
2
Maximum clock frequency
80
MHz
Test Load or Equivalent1
VDD
40pF
100ohms
VDD
100ohms
Notes
1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform
change necessitates a deviation from the applicable test circuit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com