| Moteur de recherche de fiches techniques de composants électroniques |
|
STAP16DPPS05XTTR Fiches technique(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STAP16DPPS05XTTR Fiches technique(HTML) 20 Page - STMicroelectronics |
|
20 / 33 page ![]() Error detection mode functionality STAP16DPPS05 20/33 DocID024306 Rev 6 7 Error detection mode functionality 7.1 Phase one: entering error detection mode From the “normal mode” condition the device can switch to “error mode” by a logic sequence on the OE/DM2 and LE/DM1 pins, as shown in the following table and diagram: After these five CLK cycles, the device goes into the “error detection mode” and at the 6th rising edge of the CLK, the SDI data are ready for sampling. Table 13. Entering error detection mode - truth table CLK 1°2°3°4°5° OE/DM2 H L HHH LE/DM1 LLL H L Figure 18. Entering error detection mode - timing diagram CLK OE/DM2 LE/DM1 AM13668v1 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |