| Moteur de recherche de fiches techniques de composants électroniques |
|
LED1642GWPTR Fiches technique(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED1642GWPTR Fiches technique(HTML) 14 Page - STMicroelectronics |
|
14 / 42 page ![]() Switching characteristics LED1642GW 14/42 DocID024395 Rev 6 Figure 5. Timing for clock, serial in, serial out, latch enable and outputs The correct sampling of the data depends on the stability of the data at SDI on the rising edge of the clock signal and it is assured by a proper data setup and hold time (tSU(D) and th(D)), as shown in Figure 5. The same figure shows the propagation delay from CLK to SDO (tPLH/tPHL). Figure 5 describes also the minimum duration of CLK, LE pulses (tW(CLK)) and tW(L) respectively and the propagation delay from LE to OUTn (tPLHLE and tPHLLE) in the hypothesis that all channels have already been enabled by PWM counter. t pLHLE,tpHLLE AM13690V1 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |