Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

FXLS8471Q Fiches technique(PDF) 7 Page - Freescale Semiconductor, Inc

No de pièce FXLS8471Q
Description  Linear Accelerometer
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FREESCALE [Freescale Semiconductor, Inc]
Site Internet  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

FXLS8471Q Fiches technique(HTML) 7 Page - Freescale Semiconductor, Inc

Back Button FXLS8471Q Datasheet HTML 3Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 4Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 5Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 6Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 7Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 8Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 9Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 10Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 11Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 75 page
background image
FXLS8471Q
Sensors
Freescale Semiconductor, Inc.
7
The function and timing of the two interrupt pins (INT1 and INT2) are user-programmable through the I2C/SPI interface. The SDA
and SCL I2C connections are open drain and therefore require a pullup resistor as shown in the application diagram in Figure 3.
The INT1 and INT2 pins may also be configured for open-drain operation. If they are configured for open drain, external pullup
resistors are required.
Figure 3. Electrical connection
2.1
Soldering information
The QFN package is compliant with the RoHS standards. Please refer to Freescale application note AN4077 for more
information.
VDDIO
INT1
INT2
SDA/MOSI
SA0/MISO
RST
VDD
0.1
μF
0.1
μF
4.7
μF
SCL/SCLK
VDDIO
VDDIO
VDDIO
VDDIO
(Connect to GND if unused)
Note: Pullup resistors on INT1 and INT2 are not required if these
pins are configured for push/pull (default) operation.
0.1
μF
Note: Pullup resistors on SCL/SCLK and SDA/MOSI are not
required if the device is operated in SPI Interface mode.
1
6
2
3
4
5
13
12
11
10
9
78
16
15
14
BYP
SCL/SCLK
GND
Reserved
GND
Reserved
VDDIO
INT1
INT2
FXLS8471Q
SA1/CS_B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com