UPSD3312D datasheet(80/272 Pages) STMICROELECTRONICS

80 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

I/O ports of MCU module

UPSD33xx

80/272

Doc ID 9685 Rev 7

Figure 18.

MCU I/O cell block diagram for Port 4

Table 33.

P1: I/O Port 1 register (SFR 90h, reset value FFh)

Table 34.

P1 register bit definition

P4.X Pin

Digital_Pin_Data_In

PRE

SFR

P4.X

Latch

8032 Data Bus Bit

GPIO P4.X SFR

Write Latch

MCU_Reset

P4.X SFR Read Latch

(for R-M-W instructions)

P4.X SFR Read Pin

Select_Alternate_Func

For PCA Alternate Function

IN 1

IN 0

MUX

VCC

SEL

Enable_Push_Pull

WEAK

PULL-UP, B

STONGER

PULL-UP, A

LOW

SIDE

HIGH

SIDE

DELAY,

1 MCU_CLK

DELAY,

1 MCU_CLK

Digital_Alt_Func_Data_Out

AI09602

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

P1.7

P1.6

P1.5

P1.4

P1.3

P1.2

P1.1

P1.0

Bit

Symbol

R/W

Function(1)

Write '1' or '0' for pin output. Read for pin input, but prior to READ, this bit must have been set to '1' by

firmware or by a reset event.

7P1.7

R,W

Port pin 1.7

6P1.6

R,W

Port pin 1.6

5P1.5

R,W

Port pin 1.5

4P1.4

R,W

Port pin 1.4

3P1.3

R,W

Port pin 1.3

2P1.2

R,W

Port pin 1.2

1P1.1

R,W

Port pin 1.1

0P1.0

R,W

Port pin 1.0

UPSD3312D Fiches technique(PDF) 80 Page - STMicroelectronics

UPSD3312D Fiches technique(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL