| Moteur de recherche de fiches techniques de composants électroniques |
|
ICS1523MLF Fiches technique(PDF) 16 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1523MLF Fiches technique(HTML) 16 Page - Integrated Circuit Systems |
|
16 / 21 page ![]() Video Clock Synthesizer with I2C Programmable Delay ICS1523 MDS 1523 Y 16 Revision 110905 Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com 12.2 Timing for 0x0:2=1 Figure 12-3 0x0:2=1 Timing Diagram Table 12-3 0x0:2=1 Timing Values Symbol Parameter Minimum Typical Maximum Units T2 HSYNC Low to FUNC High Delay T8 + T3 ns T3 HSYNC Low to PECL CLK+ High Delay (DPA Offset = 0) -10 - ns T4 PECL Clock to SSTL_3 Clock Delay 0 0.2 0.6 ns T5 PECL Clock to FUNC Delay 0.6 1.0 1.6 ns T6 PECL Clock to PECL/2 Clock 0.6 1.0 1.6 ns T7 PECL Clock to SSTL_3 CLK/2 Delay 0.4 0.9 1.2 ns T8 PECL Clock High Time - 0.5 - UI |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |