HM17CM256 datasheet(97/111 Pages) HYNIX

97 / 111 page

HM17CM256

- 97 -

s AC CHARACTERISTICS

•

SYSTEM BUS READ / WRITE TIMING (80 series CPU interface)

(write timing)

(VDD=2.7

∼3.3V, Ta=-30∼+85°C)

ITEM

SYMBOL

CONDITION

MIN.

MAX.

UNIT

PORT

Address hold timing

Address setup timing

tAH8

tAS8

TBD

System cycle timing

Write ”L” pulse width

Write ”H” pulse width

tCYC8

tWRLW8

tWRHW8

TBD

Data setup timing

Data hold timing

tDS8

tDH8

TBD

∼ D

(VDD=2.4

∼2.7V, Ta=-30∼+85°C)

ITEM

SYMBOL

CONDITION

MIN.

MAX.

UNIT

PORT

Address hold timing

Address setup timing

tAH8

tAS8

TBD

System cycle timing

Write ”L” pulse width

Write ”H” pulse width

tCYC8

tWRLW8

tWRHW8

TBD

Data setup timing

Data hold timing

tDS8

tDH8

TBD

∼ D

(VDD=1.7

∼2.4V, Ta=-30∼+85°C)

ITEM

SYMBOL

CONDITION

MIN.

MAX.

UNIT

PORT

Address hold timing

Address setup timing

tAH8

tAS8

TBD

System cycle timing

Write ”L” pulse width

Write ”H” pulse width

tCYC8

tWRLW8

tWRHW8

TBD

Data setup timing

Data hold timing

tDS8

tDH8

TBD

∼ D

notice)

All timing reference is 20% and 80% of VDD and 80%.

tCYC8

tAS8

∼ D

tAH8

tWRLW8

tWRHW8

tDS8

tDH8

HM17CM256 Fiches technique(PDF) 97 Page - Hynix Semiconductor

HM17CM256 Fiches technique(HTML) 97 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL