| Moteur de recherche de fiches techniques de composants électroniques |
|
HDM8513 Fiches technique(PDF) 53 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HDM8513 Fiches technique(HTML) 53 Page - Hynix Semiconductor |
|
53 / 67 page ![]() 53 1F Clock Generation PLL Control An integrated VCO is locked to MxN times a reference frequency provided by a external clock Bits [4:0]. N Divider ratio It defines a feedback divider with a divider ratio N. The dafault is 15 (0FH). Bit 5. M Divider ratio It defines a reference divider with a divider ratio M. When this bit is set to 1, the divider ratio M is 4. When this bit is set to 0, the divider ratio M is 1. The default is 1. Bit 6. PLL Enable When this bit is set to 1, the generated clock of the PLL is connected to the internal clock. When this bit is set to 0, the PLL is bypassed and the external clock signal is directly connected to the internal clock. The default is 0. Bit 7. This bit should be fixed to zero. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |