ADuC7023BCBZ62I-R7 datasheet(79/96 Pages) AD

No de pièce	ADuC7023BCBZ62I-R7

Description	Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler

PDF	96 Pages

Scroll/Zoom	100%

Fabricant	AD [Analog Devices]

Site Internet	http://www.analog.com

Logo

79 / 96 page

Data Sheet

ADuC7023

| Page 79 of 96

IRQVEC Register

The IRQ interrupt vector register, IRQVEC, points to a memory

address containing a pointer to the interrupt service routine of

the currently active IRQ. This register should only be read when

an IRQ occurs and IRQ interrupt nesting has been enabled by

setting Bit 0 of the IRQCONN register.

IRQVEC Register

Name:

IRQVEC

Address:

0xFFFF001C

Default value: 0x00000000

Access:

Read only

Table 91. IRQVEC MMR Bit Designations

Bit

Type

Initial

Value

Description

31 to 23

Read only

Always read as 0.

22 to 7

R/W

IRQBASE register value.

6 to 2

Read only

Highest priority source. This is

a value between 0 and 21

representing the possible

interrupt sources. For example,

if the highest currently active

IRQ is Timer 2, then these bits

are [00100].

1 to 0

Reserved

Reserved bits.

Priority Registers

The IRQ interrupt vector register, IRQVEC, points to a memory

address containing a pointer to the interrupt service routine of

the currently active IRQ. This register should only be read when

an IRQ occurs and IRQ interrupt nesting has been enabled by

setting Bit 0 of the IRQCONN register.

Rev. E

ADuC7023BCBZ62I-R7 Fiches technique(PDF) 79 Page - Analog Devices

ADuC7023BCBZ62I-R7 Fiches technique(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Fiches technique Télécharger

Lien URL